This paper presents an overview of our demonstration of a low-bandwidth, wireless camera network where image compression is undertaken at each node. We briefly introduce the Fleck TM hardware platform we have developed as well as describe the image compression algorithm which runs on individual nodes. The demo will show real-time image data coming back to base as individual camera nodes are added to the network.
INTRODUCTION
Wireless sensor networks (WSN) have drawn increasing interest over the last few years, driven by theoretical and practical problems in embedded operating systems, network protocols, wireless communications and distributed signal processing. In addition, the increasing availability of lowcost CMOS or CCD cameras and digital signal processors (DSP) has meant that more capable multimedia nodes are now starting to emerge in WSN applications [1] .
Recent work has investigated the application of video coding in WSNs for high-bandwidth networks [2] , however we are particularly interested in image processing in low-power, low-bandwidth sensor networks for long-term outdoor deployments. As such our particular focus has been on ways for compressing images at each node to minimise the load on the network.
HARDWARE PLATFORM 2.1 Fleck TM -3
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A key aspect of our work has been in the development of a new, robust hardware platform for outdoor use. Inspired by the original Berkeley mote, since 2002 we have developed a number of generations of devices known as the Fleck TM [3, 4] . Our current version, Fleck TM -3, consists of an Atmega128 micro-controller running at 8 MHz, a Nordic NRF905 radio transceiver with a bit-rate of 76.8 kbits/s, plus a number of key design features which make the platform ideal for outdoor, long-term deployments such as integrated solar-charging circuitry.
The Fleck TM -3 platform is also designed for easy expansion via add-on daughterboards which communicate via digital I/O pins and the SPI bus. The two key daughterboards we use for a camera node are described below.
DSP Board
The DSP board holds a Texas Instruments 32bit 150 MHz DSP processor (TMS320F2812) and 1Mbyte of SRAM. The DSP draws nearly 200 mA when active, but it can be turned on and off by the Fleck baseboard. Communications with the baseboard is by SPI bus and interrupts.
Camera Board
The camera board has an Omnivision VGA 640x480 color CCD sensor with Bayer pattern filter. The sensor is progressive scan and supports windowed and sub-sampled images. The camera parameters can be set by the DSP over the local IIC bus. An FPGA on the DSP board is used to move the image into external SRAM.
Combining a Fleck with the DSP board and a camera board creates a highly functional network camera node, shown in Figure 1 . 
IMAGE COMPRESSION ALGORITHM

Description
Due to limited bandwidth (< 70kbps), a key focus of our work has been on compression of images at nodes. To achieve this, the image from the camera is first chroma subsampled to YUV 4:2:0 and then split into 8x8 blocks. Three approaches are taken in the way blocks are dealt with at the encoder (camera node) side:
Skip block: If the mean-square error (MSE) between this block and corresponding block in the reference frame is below some threshold then don't transmit the block.
Intra-block encode:
Encoding is performed by encoding the block without using any reference.
Inter-block encode:
Encoding is performed by encoding the difference between the current block and the corresponding block in the reference frame.
The encoding process for intra and inter blocks involves a process very similar to JPEG compression. For non-skip blocks both intra and inter-block encoding is performed where the type producing the least bits is selected for transmission. An illustration of the block types selected for typical input and reference images is shown in Figures 2 and 3 . In this example 97% compression was achieved with a PSNR of 36.1dB.
Implementation
The Fleck TM boards currently run TinyOS and the DSP nodes are programmed in C. References images are currently stored in the DSP off-chip memory.
WIRELESS PROTOCOL
Camera Manager
The camera network is controlled by a camera manager program running at a base computer. Whenever a new camera is added to the network, control messages are broadcast to the network. When these messages get back to base, the manager will decide how to best schedule the new camera based on other cameras in the network and send new scheduling parameters to all cameras.
Packet structure
In each radio packet an integer number of blocks are transmitted. The packet header contains information about the offset of the first block and the number of blocks in the packet.
Error control
Since predictive coding is used, a lost packet will not only cause error in the current frame, but the error will continue to propagate into the following frames. No ACK messages are currently sent back to the camera to request lost packets to be resent. To minimise this error propagation, an intra block is inserted periodically given a maximum intra block interval. Ongoing work is investigating the use of feedback messages to the camera to determine optimal times to insert forced intra blocks.
DEMONSTRATION DETAILS
In order to demonstrate the wireless camera network, a number of Fleck TM camera nodes will be periodically added to a network by being placed at various locations around the demo room. A base listener Fleck TM will be connected to the laptop to act as a gateway for the network. Decoded images from each camera will be updated in real-time on the screen of a laptop at the demo desk.
The impact of the scheduling process of cameras should become evident as cameras are added or removed from the network, and the way in which the compression algorithm works can be demonstrated as people move in front of various cameras.
